JEDEC JEP155B (R2024)

JEDEC JEP155B was written with the intent to provide information for quality organizations in both semiconductor companies and their customers to assess and make decisions on safe ESD level requirements. It will be shown through this document why realistic modifying of the ESD target levels for component level ESD is not only essential but is also urgent. The document is organized in different sections to give as many technical details as possible to support the purpose given in the abstract. In June 2009 the formulating committee approved the addition of the ESDA logo on the covers of this document. Please see Annex C for revision history.

Published:

07/01/2018

Number of Pages:

58

File Size:

1 file , 1 MB

Note:

This product is unavailable in Russia, Ukraine, Belarus