Sale!

JEDEC JP001.01

Original price was: $62.00.Current price is: $31.00.

This document provides a guideline for the minimum set of measurements to qualify a new semiconductor wafer process. It is written with particular reference to a generic silicon based CMOS logic technology. While it may be applicable to other technologies (e.g. analog CMOS, bipolar, BICMOS, GaAs, etc.), some sections apply specifically to CMOS. No effort was made in the present document to cover all the qualification requirements for specific other technologies, e.g. Cu/Low K interconnects or ultra thin gate oxide. This publication, is co-sponsored by JEDEC JC-14.2 and the FSA (Fabless Semiconductor Association). It originated at the FSA as a technology specific document, and has evolved into a generic set of qualification requirements.

Published:
05/01/2004
Number of Pages:
49
File Size:
1 file , 260 KB
Note:
This product is unavailable in Russia, Ukraine, Belarus

Reviews

There are no reviews yet.

Be the first to review “JEDEC JP001.01”

Your email address will not be published. Required fields are marked *

Shopping Cart
JEDEC JP001.01
Original price was: $62.00.Current price is: $31.00.